Skip to main content

ASIC Engineer, Design Verification

Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. To apply, click “Apply to Job” online on this web page.ASIC Engineer, Design Verification Responsibilities

  • Leverage Design Verification experience to build IP and System On Chip (SoC) and develop innovative ASIC solutions for data center applications.
  • They will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based test bench development to verification closure.
  • Along with traditional simulation, they will use other approaches like Formal and Emulation to achieve a bug-free design.
  • They will partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
  • Furthermore, the ASIC Engineer, Design Verification will define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/Soc level verification, and develop functional tests based on verification test plan.
  • They will drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
  • They will debug, root-cause, and resolve functional failures in the design, partnering with the Design team.
  • They will collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
  • They will also develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.
  • Domestic and International Travel Required 10%.

Minimum Qualifications

  • Master's degree (or foreign degree equivalent) in Computer Science, Electrical Engineering, Information Systems, Analytics, Mathematics, Physics, Applied Sciences or a related field and 5 years of experience in the job offered or in a computer-related occupation
  • Experience must include 5 years in the following:
  • HDL language (System Verilog, or Verilog)
  • Scripting language (TCL, Python, Perl, or Shell-scripting)
  • Design Verification in Verification methodologies (UVM or OVM) creating test plans, constrained random verification, Functional Coverage development
  • C/C++/SystemC for Bit Accurate and Transaction Accurate Modeling
  • Architect UVM-based reusable test benches with components for stimulus, checkers, and reference models
  • Block/IP/SoC/full chip level verification
  • Formal property verification or C vs RTL formal equivalence checking

For those who live in or expect to work from California if hired for this position, please click here for additional information. About Meta Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
$256,270/year to $287,650/year + bonus + equity + benefits

Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta.

Equal Employment Opportunity Meta is proud to be an Equal Employment Opportunity employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here. Meta is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans in our job application procedures. If you need assistance or an accommodation due to a disability, fill out the Accommodations request form.

ASIC Engineer, Design Verification

Sunnyvale, CA
Full time

Published on 10/31/2025

Share this job now