Sr Principal TIA Designer

Job DescriptionJob Description\n
\n
\nJoin Nokia's advanced photonics and semiconductor design team, developing next- analog ICs for high-speed optical communication systems. In this role, you will lead the design of multi-tens of GHz Transimpedance Amplifiers (TIAs) for coherent long-haul, metro, and PAM4 data center applications, leveraging cutting-edge SiGe BiCMOS and CMOS technologies. You'll play a key role in delivering innovative solutions that enable faster, more efficient data transmission across data centers, telecommunications networks, and emerging AI-driven infrastructure.\n
\n
\nNION2026\n
\n
Responsibilities\n
\n
\n

\n
• Lead the architecture, design, simulation, verification, and silicon bring-up of ultra-high-speed Transimpedance Amplifiers (TIAs) for coherent optical and PAM4 data center applications.

\n

• Translate system and chip-level requirements into robust analog circuit architectures and detailed transistor-level designs.

\n

• Design and optimize low-noise, high-linearity broadband analog circuits for optical receiver front ends.

\n

• Develop and validate supporting analog functions, including AGC loops, CTLEs, voltage regulators, bandgaps, and data converter interfaces.

\n

• Drive package and system-level integration, ensuring optimal signal integrity and performance.

\n

• Perform silicon characterization, debug, and correlation of measurement results against simulation models.

\n

• Collaborate closely with layout, system, DSP, packaging, and product engineering teams throughout the development cycle.

\n

• Lead technical reviews, contribute to design methodology improvements, and ensure successful first-pass silicon execution.

\n

• Mentor and guide junior analog designers, fostering technical excellence within the team.

\n

• Create and maintain high-quality technical documentation, design reports, and specifications.

\n

\n
\n
Qualifications\n
\n
\n

\n
• Extensive experience designing high-speed TIAs for coherent optical communication systems and/or PAM4 data center transceivers.

\n

• Strong expertise in analog and mixed-signal IC design using SiGe BiCMOS and CMOS technologies.

\n

• Deep understanding of transistor-level circuit design, device physics, noise analysis, and feedback/control loop stability.

\n

• Proven experience in one or more of the following areas: \n
  \n
  • Optical receiver front-end design

  \n

  • AGC loop implementation

  \n

  • CTLE design

  \n

  • High-precision analog circuits (bandgaps, regulators, ADC/DAC interfaces)

  \n

  • Package and system-level integration

  \n

\n

• Proficiency with industry-standard EDA tools, custom analog layout techniques, and electromagnetic (EM) simulation tools.

\n

• Demonstrated success delivering silicon from concept through production.

\n

• Hands-on experience with lab measurement, debugging, and performance validation of high-speed ICs.

\n

• Strong leadership, problem-solving, communication, and collaboration skills.

\n

• Ability to work effectively in a fast-paced, multidisciplinary global engineering environment.

\n